Lesson 6 of 11 • 5 upvotes • 14:20mins
Gate-level modelling with examples of 4to1 mux and 4-bit ripple carry adder. Gate delays: rise, fall and turn-off
11 lessons • 2h 14m
Overview of Verilog HDL
12:57mins
Hierarchical Modeling
12:08mins
Basic Concepts
13:10mins
Basic Concepts (Continuation)
13:37mins
Ports and Connections
10:20mins
Gate Level Modelling
14:20mins
Operators
9:51mins
Operators (part 2)
12:36mins
Operators (part 3)
11:10mins
Dataflow Modeling
12:13mins
Dataflow Modeling (part 2)
11:44mins