Please Login To Continue
Gate Level Modelling
Lesson 6 of 11 • 5 upvotes • 14:20mins
Neha Singh
Gate-level modelling with examples of 4to1 mux and 4-bit ripple carry adder. Gate delays: rise, fall and turn-off
Verilog HDL
11 lessons • 2h 14m
1
Overview of Verilog HDL
12:57mins
2
Hierarchical Modeling
12:08mins
3
Basic Concepts
13:10mins
4
Basic Concepts (Continuation)
13:37mins
5
Ports and Connections
10:20mins
6
Gate Level Modelling
14:20mins
7
Operators
9:51mins
8
Operators (part 2)
12:36mins
9
Operators (part 3)
11:10mins
10
Dataflow Modeling
12:13mins
11
Dataflow Modeling (part 2)
11:44mins
Crack GATE - Iconic Pro with Unacademy
Get subscription and access unlimited live and recorded courses from India's best educators
Structured syllabus
Daily live classes
Ask doubts
