11 lessons • 2h 14m

Overview of Verilog HDL

12m 57s

Hierarchical Modeling

12m 08s

Basic Concepts

13m 10s

Basic Concepts (Continuation)

13m 37s

Ports and Connections

10m 20s

Gate Level Modelling

14m 20s


9m 51s

Operators (part 2)

12m 36s

Operators (part 3)

11m 10s

Dataflow Modeling

12m 13s

+ See all lessons

Unacademy is India’s largest online learning platform. Download our apps to start learning

Starting your preparation?

Call us and we will answer all your questions about learning on Unacademy

Call +91 8585858585
About usShikshodayaCareersBlogsPrivacy PolicyTerms and Conditions
Learner appLearner appEducator appEducator appParent appParent app

© 2024 Sorting Hat Technologies Pvt Ltd