Please Login To Continue

Meelay moore_2

Lesson 47 of 50 • 0 upvotes • 10:44mins

Avatar

Deepashree A P

Conversion of Moore to meelay and sequence detection circuit

Continue on app
1

Number System and Their Conversions

11:30mins

2

Binary Arithmetic

11:27mins

3

Basic Gates and Question Discussion

12:52mins

4

Nand Gate and Nor Gate Realisation

12:00mins

5

DeMorgan's Theorem

12:53mins

6

Discussion on previous gate questions

13:15mins

7

K map simplification for boolean expression

12:36mins

8

K map simplification using POS

14:46mins

9

Combination circuits like adder and substractor

14:09mins

10

Programmable logic devices

9:54mins

11

Boolean algebra

12:08mins

12

Discussion on previous gate questions

13:44mins

13

Code converstion

13:05mins

14

Multiplexer

15:00mins

15

Discussion on previous gate questions

8:26mins

16

Demultiplexer and previous questions on mux and demux

12:06mins

17

4 bit Parellel binary adder,look ahead carry adder

10:24mins

18

In this you will be able to understand about encoder and priority encoder

15:00mins

19

Decoder circuit

10:40mins

20

Magnitude comparator

10:11mins

21

Discussion on previous gate questions

10:51mins

22

Latch, bistable element difference between latch and Flipflops

15:00mins

23

SR flip flop

10:37mins

24

Canonical forms of SOP and POS

15:00mins

25

Canonical form examples and conversion from sop to pos

12:30mins

26

Gated D Latch

12:07mins

27

Jk flips flop

11:47mins

28

Clocked SR FLIP FLOP

11:12mins

29

T AND D FLIPFLOP

12:40mins

30

Flip Flop Conversion

10:58mins

31

Flip-Flop Conversion 2

9:27mins

32

Ring and Johnson Counter

11:13mins

33

Master slave SR flip-flop and master slave J K flip-flop

15:00mins

34

Previous gate questions related to flip-flops

12:55mins

35

Shift register SISO

5:50mins

36

SIPO,PIPO,PISO shift register

10:15mins

37

Bidirectional shift register

9:26mins

38

Asynchronous counter

12:44mins

39

Synchronous counter design

9:36mins

40

Synchronous counter design 2

11:09mins

41

Logic family

13:02mins

42

Logic family

9:47mins

43

Basics of meelay moore machine

13:55mins

44

Discussion on previous gate questions

12:51mins

45

Analog to digital conversions

11:27mins

46

DIGITAL TO ANALOG CONVERSATION

10:08mins

47

Meelay moore_2

10:44mins

48

Successive approximation ADC

13:04mins

49

Semiconductor memory

15:00mins

50

Logic family CMOS logic

11:58mins

Crack GATE - Iconic Pro with Unacademy

Get subscription and access unlimited live and recorded courses from India's best educators
Structured syllabus
Structured syllabus
Daily live classes
Daily live classes
Ask doubts
Ask doubts
Tests & practice
Tests & practice

Similar Plus Courses

thumbnail
ENROLL
HinglishPolity, Governance & IR

Comprehensive Governance for UPSC CSE 2025 - 26

Dr Sidharth Arora

Unacademy is India’s largest online learning platform. Download our apps to start learning


Starting your preparation?

Call us and we will answer all your questions about learning on Unacademy

Call +91 8585858585
Company
About usShikshodayaCareersBlogsPrivacy PolicyTerms and Conditions
Products
Learner appLearner appEducator appEducator appParent appParent app