Please Login To Continue
, I0 – I3 are input to the 4:1 multiplexer R (MSB) and S are control bits(in Hindi)
Lesson 12 of 13 • 60 upvotes • 8:04mins
Nisha Mittal
(Hindi) Multiplexer Topic With Previous Year Questions for NTA NET Computer Science
13 lessons • 1h 43m
1
Overview of the Course (in Hindi)
6:12mins
2
Multiplexer Selection Lines (in Hindi)
9:22mins
3
4-to-1 Multiplexer Solution (in Hindi )
8:55mins
4
Output of Multiplexer (in Hindi )
8:41mins
5
The Output of a 2:1 Mux (in Hindi )
8:19mins
6
Input NOR gate using two 2−4 MUX (in Hindi)
9:11mins
7
A two-input AND gate using two 2-1 multiplexers(in Hindi)
8:19mins
8
Two cascaded 2-to-1 multiplexers find minimal SOP (in Hindi)
7:26mins
9
Binary half adder output and sum values (in Hindi )
8:04mins
10
Logic function implemented by the circuit (ground “0”) (in Hindi)
8:05mins
11
The logic realized by the circuit shown in figure (in Hindi )
7:40mins
12
, I0 – I3 are input to the 4:1 multiplexer R (MSB) and S are control bits(in Hindi)
8:04mins
13
A circuit which is used to sent data from many to one( in Hindi )
5:21mins
Crack NTA-UGC-NET & SET Exams with Unacademy
Get subscription and access unlimited live and recorded courses from India's best educators
Structured syllabus
Daily live classes
Ask doubts
