Please Login To Continue
Half Adder Using NAND Gates Verilog
Lesson 12 of 13 • 1 upvotes • 10:57mins
Susmitha Kotakonda
Lesson name:Half Adder using Nand Gates Verilog Topics covered: Half adder using Nand gates verilog programming
MOS Transistor Theory
13 lessons • 2h 30m
1
Overview of the course
4:25mins
2
Introduction to VLSI design
10:12mins
3
Basic MOS Transistor and its Working - Part 1
12:05mins
4
Basic MOS Transistor and its Working - Part 2
10:23mins
5
Ids in Non-saturation Region of CMOS
14:24mins
6
Ids in Saturation Region in CMOS
14:24mins
7
Channel Length Modulation in CMOS
14:25mins
8
MOS Transistor Circuit Model and Body Effect
12:12mins
9
Pull Up and Pull Down Networks in CMOS
9:31mins
10
CMOS Inverter DC Characteristics - 1
12:50mins
11
Half Adder Verilog Code
12:20mins
12
Half Adder Using NAND Gates Verilog
10:57mins
13
One Bit Full Adder Verilog
11:51mins
Crack GATE - Iconic Pro with Unacademy
Get subscription and access unlimited live and recorded courses from India's best educators
Structured syllabus
Daily live classes
Ask doubts
