Lesson 4 of 15 • 13 upvotes • 12:00mins
*Correction- In FA using NAND gate diagram, one connection line will go from o/p of Gate5 to i/p of Gate9. The error is deeply regretted. Thank you for showing unwavering support.
15 lessons • 2h 10m
Introduction to Combinational Circuits
7:00mins
Half Adder
9:32mins
Half Subtractor
6:07mins
Full Adder
12:00mins
Full Subtractor
8:34mins
Serial Adder
4:44mins
Parallel Adder
7:30mins
Carry look ahead adder
10:12mins
Binary adder subtractor
11:28mins
BCD adder
7:47mins
Excess-3 adder
9:28mins
2bit by 2bit binary multiplier
9:32mins
4bit by 3bit binary multiplier
9:20mins
Gate Question (1997-1999) | Important
8:23mins
Gate Questions (2003-2014) | Important
8:22mins