Digital design with verilog HDL part 2