System Design using Verilog
Quick practice
Question 1 of 5
If the OFF time for a clock of 40MHz is 15ns, the duty cycle is: _____________ %
A
40%
B
60%
C
50%
D
30%
Get unlimited practice with Post Graduate Program in Electrical and Electronics Engineering subscription
Boost your performance with adaptive practice tests
Practice every concept in the syllabus
Compare your speed and accuracy with your peers
Download the app and practice on the go