A 4-bit right shift register is initialized to 0001 for (Q3 Q2 Q1 Q0). The input A is taken from Q0, Q2 and Q3 through 2 Ex-OR gates as shown in figure. The output Q3 Q2 Q1 Q0 will be after 5th clock pulse.
0000
1100
0001
1000
Boost your performance with adaptive practice tests
Practice every concept in the syllabus
Compare your speed and accuracy with your peers
Download the app and practice on the go